On and Off-Chip Crosstalk Avoidance in VLSI Design

Crosstalk is a major challenge that Deep Submicron processes present to VLSI circuit designers. This book covers crosstalk avoidance with bus encoding, a technique that mitigates crosstalk and improves the speed and power consumption of the bus interconnect.

Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes. The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design.

This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption.

Presents a novel way to combine chip and package design, reducing cross-talk so that VLSI systems can be designed to operate significantly faster Provides a comprehensive set of bus cross-talk cancellation techniques, both memoryless and memory-based Offers a battery of approaches for a VLSI designer to use, depending on the amount of cross-talk their design can tolerate, and the amount of area overhead they can afford Includes supplementary material: sn.pub/extras

Klappentext

On- and Off-Chip Crosstalk Avoidance in VLSI Design

Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri

Deep Submicron (DSM) processes present many challenges to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is inter-wire crosstalk within on- and off-chip bus traces. Capacitive crosstalk in on-chip busses becomes significant with shrinking feature sizes of VLSI fabrication processes, while inductive cross-talk becomes a problem for busses with high off-chip data transfer rates. The presence of crosstalk greatly limits the speed and increases the power consumption of an IC design.

This book presents approaches to avoid crosstalk in both on-chip as well as off-chip busses. These approaches allow the user to trade off the degree of crosstalk mitigation against the associated implementation overheads. In this way, a continuum of techniques is presented, which help improve the speed and power consumption of the bus interconnect. These techniques encode data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. In particular, this book:

• Presents novel ways to combine chip and package design, reducing off-chip crosstalk so that VLSI systems can be designed to operate significantly faster;

• Provides a comprehensive set of bus crosstalk cancellation techniques, both memoryless and memory-based;

• Provides techniques to design extremely efficient CODECs for crosstalk cancellation;

• Provides crosstalk cancellation approaches for multi-valued busses;

• Offers a battery of approaches for a VLSI designer to use, depending on the amount of crosstalk their design can tolerate, and the amount of area overhead they can afford.

Inhalt
On-Chip Crosstalk and Avoidance.- of On-Chip Crosstalk Avoidance.- Preliminaries to On-chip Crosstalk.- Memoryless Crosstalk Avoidance Codes.- CODEC Designs for Memoryless Crosstalk Avoidance Codes.- Memory-based Crosstalk Avoidance Codes.- Multi-valued Logic Crosstalk Avoidance Codes.- Summary of On-Chip Crosstalk Avoidance.- Off-Chip Crosstalk and Avoidance.- to Off-Chip Crosstalk.- Package Construction and Electrical Modeling.- Preliminaries and Terminology.- Analytical Model for Off-Chip Bus Performance.- Optimal Bus Sizing.- Bus Expansion Encoder.- Bus Stuttering Encoder.- Impedance Compensation.- Future Trends and Applications.- Summary of Off-Chip Crosstalk Avoidance.