Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.
Features:
-Fault primitive based analysis of memory faults,
-A complete framework of and classification memory faults,
-A systematic way to develop optimal and high quality memory test algorithms,
-A systematic way to develop test patterns for any multi-port SRAM,
-Challenges and trends in embedded memory testing.

From the reviews:

"Static random access memories (SRAMs) enjoy a strategic position in the microelectronic industry. This book concentrates on the study of fault modeling, testing and test strategies for SRAMs. The book provides a well-written coverage in the area of single-, two- and n-port SRAM testing, fault modeling, and simulation. It is well-organized and very timely. The book promises to make valuable contribution to the education of graduate students . I highly recommend this book ." (Mile Stojcev, Microelectronics Reliability, Vol. 45, 2005)

Klappentext

Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed. Features: -Fault primitive based analysis of memory faults, -A complete framework of and classification memory faults, -A systematic way to develop optimal and high quality memory test algorithms, -A systematic way to develop test patterns for any multi-port SRAM, -Challenges and trends in embedded memory testing.

Inhalt
I Introductory.- 1 Introduction.- 2 Semiconductor memory architecture.- 3 Space of memory faults.- 4 Preparation for circuit simulation.- II Testing single-port and two-port SRAMs.- 5 Experimental analysis of two-port SRAMs.- 6 Tests for single-port and two-port SRAMs.- 7 Testing restricted two-port SRAMs.- III Testing p-port SRAMs.- 8 Experimental analysis of p-port SRAMs.- 9 Tests for p-port SRAMs.- 10 Testing restricted p-port SRAMs.- 11 Trends in embedded memory testing.- A Simulation results for two-port SRAMs.- A.1 Simulation results for opens.- A.2 Simulation results for shorts.- A.3 Simulation results for bridges.- B Simulation results for three-port SRAMs.- B.1 Simulation results for opens and shorts.- B.2 Simulation results for bridges.