Instruction generation for cache resident self test of processors

With delay defects becoming more common due to the properties of the newer process technologies, at- speed functional tests have become indispensable. Traditionally, functional tests needed expensive automatic testing equipment due to the memory and speed requirements associated. This cost issue was solved by native-mode (or cache resident) testing which uses the intelligence of the processor to test itself. In the native-mode self-test (also known as software-based self-test) paradigm, instruction sequences are loaded into the cache (and also made cache resident) to test the processor for defects. Generally, only random instructions are used in native mode tests. As with any random sequence based testing, there are faults that are left undetected by random instructions. Manual effort is necessary to generate the tests that can detect those faults, requiring a detailed knowledge of the instruction set architecture and the micro-architecture of the processor. In this book, an automatic technique is proposed that alleviates the need for such manual effort.

Autorentext

Sankaranarayanan (Sankar) Gurumurthy currently works at Advanced Micro Devices (AMD) in Austin, Texas. He has a Doctorate in Computer Engineering from the University of Texas. He researches in the area of cache resident structural testing of processors and systems-on-a-chip (SOCs).