Jetzt 20% Rabatt auf alle English Books. Jetzt in über 4 Millionen Büchern stöbern und profitieren!
Willkommen, schön sind Sie da!
Logo Ex Libris

Higher-Level Hardware Synthesis

  • Kartonierter Einband
  • 216 Seiten
(0) Erste Bewertung abgeben
Bewertungen
(0)
(0)
(0)
(0)
(0)
Alle Bewertungen ansehen
In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were d... Weiterlesen
20%
100.00 CHF 80.00
Sie sparen CHF 20.00
Print on Demand - Auslieferung erfolgt in der Regel innert 4 bis 6 Wochen.
Bestellung & Lieferung in eine Filiale möglich

Beschreibung

In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its unrealistic optimism, Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a ?rst-order functional language designedspeci?callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di?erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits.

Includes supplementary material: sn.pub/extras



Inhalt
1. Introduction.- 1. Introduction.- 2. Related Work.- 3. The SAFL Language.- 4. Soft Scheduling.- 5. High-Level Synthesis of SAFL.- 6. Analysis and Optimisation of Intermediate Code.- 7. Dealing with I/O.- 8. Combining Behaviour and Structure.- 9. Transformation of SAFL Specifications.- 10. Case Study.- 11. Conclusions and Further Work.

Produktinformationen

Titel: Higher-Level Hardware Synthesis
Autor:
EAN: 9783540213062
ISBN: 3540213066
Format: Kartonierter Einband
Herausgeber: Springer Berlin Heidelberg
Genre: Informatik
Anzahl Seiten: 216
Gewicht: 335g
Größe: H235mm x B155mm x T11mm
Jahr: 2004
Untertitel: Englisch
Auflage: 2004

Weitere Produkte aus der Reihe "Lecture Notes in Computer Science"